A SAT solver implementation in VHDL, welcome feedbackgithub.com/Sumith18964 pointssumith189610 years ago