SystemVerilog preprocessor, lexer and parser with examplesgithub.com/veriktig3 pointsingve7 years ago