Opensouce RISC-V CPU core implemented in Verilog from scratch in one nightgithub.com/darklife4 pointsdelducaa year ago