Xilinx Virtual Cable – debug FPGA/SoC designs without a physical cablegithub.com/Xilinx1 pointunwind11 years ago