Search: github.com/krisc | Heykuki News

HK

Heykuki News

Top New Best Ask Show Jobs

Top New Best Ask Show Jobs

451.

Ruby Dropbox gem

github.com/riscfuture

16 years ago

3 points

452.

Need Suggestions for Riscv CPU

github.com/SHAOWEICHEN000

a year ago

2 points

453.

Command-Line Lint

github.com/riscy

7 years ago

2 points

454.

Excellent Project Documentation

github.com/RISCfuture

14 years ago

2 points

455.

Preliminary in-progress RISC-V "P" Extension

github.com/riscv

2 months ago

2 points

456.

Prototype of Telekom Developergarden API Client for nodejs

github.com/grischaandreew

14 years ago

2 points

457.

Jquery.couch.extended.js

github.com/grischaandreew

14 years ago

2 points

458.

RISC-V Architecture Profiles 0.5 (RVI20, RVA20 and RVA22) for Discussion

github.com/riscv

4 years ago

2 points

459.

Digital Signatures on Risc0

github.com/risc0

4 years ago

2 points

460.

PyTips: A curated listing of Python examples by Mike Driscoll

github.com/driscollis

5 years ago

2 points

461.

ELF Reader in Pure Tcl

github.com/jbroll

5 years ago

2 points

462.

riscv-pk: RISC-V Proxy Kernel and Boot Loader

github.com/riscv

6 years ago

2 points

463.

New open source F# RISC-V ISA formal specification and CPU simulation

github.com/mrLSD

7 years ago

2 points

464.

Working draft of the proposed RISC-V V vector extension

github.com/riscv

2 years ago

1 points

465.

RISC Zero MCP Server: Run Trustless and Verifiable Agentic Workflows

github.com/ronantakizawa

a year ago

1 points

466.

Concerns over mask register design in RISC-V Vector Extension v1.0

github.com/riscv

4 years ago

1 points

467.

Squall: A TUI SQLite Viewer and Editor

github.com/driscollis

a year ago

1 points

468.

Show HN: Random instruction generator for RISC-V processor verification

github.com/google

5 years ago

1 points

469.

F# RISC-V Instruction Set Formal Specification

github.com/mrLSD

7 years ago

1 points

470.

Application execution environment for statically-linked RISC-V ELF binaries

github.com/riscv

7 years ago

1 points

471.

RISC vs. Cores and SoCs

github.com/riscv

7 years ago

1 points

472.

Show HN: I integrated my from-scratch TCP/IP stack into the xv6-riscv OS

github.com/pandax381

10 months ago

147 points

473.

Show HN: Porting xv6 to HiFive Unmatched board

github.com/eyengin

5 months ago

26 points

474.

Show HN: Easier Setup for Stephen Marz's “RISC-V OS in Rust” Series

github.com/kaycebasques

3 years ago

3 points

475.

Project Oberon 2013 on RISC-V

github.com/solbjorg

6 years ago

140 points

476.

Show HN: Confidential computing for high-assurance RISC-V embedded systems

a year ago

103 points

477.

Porting OpenBSD to RISC-V Final Report (2020) [pdf]

github.com/MengshiLi

5 years ago

93 points

478.

RISC-V Vector Primer

github.com/simplex-micro

5 months ago

69 points

479.

Jonesforth Port to RISC-V

github.com/jjyr

5 years ago

66 points

480.

Riscrithm – An intuitive RISC-V assembler and optimizer coded in Go

github.com/ghetea-patrick

a month ago

32 points