Search: github.com/krisc | Heykuki News

HK

Heykuki News

Top New Best Ask Show Jobs

Top New Best Ask Show Jobs

511.

Computerraria: A fully compliant RISC-V computer inside Terraria

github.com/misprit7

3 years ago

289 points

512.

Open source RISC-V implemented from scratch in one night

github.com/darklife

8 years ago

272 points

513.

XiangShan – Open-source high performance RISC-V processor

github.com/OpenXiangShan

a year ago

270 points

514.

Open-source high-performance RISC-V processor

github.com/OpenXiangShan

3 years ago

262 points

515.

Lion: A formally verified, 5-stage pipeline RISC-V core

github.com/standardsemiconductor

5 years ago

241 points

516.

Writing an OS in Rust to run on RISC-V

gist.github.com

3 years ago

229 points

517.

Ariane RISC-V CPU – An open source CPU capable of booting Linux

github.com/openhwgroup

6 years ago

210 points

518.

Open source RISC-V GPGPU

github.com/vortexgpgpu

5 years ago

207 points

519.

A tiny C header-only RISC-V emulator

github.com/cnlohr

4 years ago

205 points

520.

Octox: Unix-like OS in Rust inspired by xv6-riscv

github.com/o8vm

3 years ago

190 points

521.

Show HN: RISC-V core written in 600 lines of C89

github.com/mnurzia

3 years ago

190 points

522.

Linux running inside a PDF file via a RISC-V emulator

github.com/ading2210

a year ago

183 points

523.

Ariane RISC-V CPU

github.com/pulp-platform

8 years ago

171 points

524.

Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU

github.com/gsmecher

4 years ago

171 points

525.

Fast RISC-V-based scripting back end for game engines

github.com/fwsGonzo

2 years ago

159 points

526.

A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU)

github.com/ben-j-c

3 months ago

154 points

527.

Western Digital SweRV RISC-V Core

github.com/chipsalliance

6 years ago

153 points

528.

Ripes: Visual computer architecture simulator, assembly code editor for RISC-V

github.com/mortbopet

3 years ago

151 points

529.

LuaJIT PR: Add Support for RISC-V 64

github.com/LuaJIT

2 years ago

146 points

530.

RVVM – The RISC-V Virtual Machine

github.com/LekKit

3 years ago

140 points

531.

RVVM – RISC-V Virtual Machine

github.com/lekkit

5 years ago

129 points

532.

A FPGA friendly 32 bit RISC-V CPU implementation

github.com/SpinalHDL

a year ago

121 points

533.

IceStick Tutorial: experience FPGA design and RISC-V using $40 FPGA device

github.com/BrunoLevy

6 years ago

119 points

534.

ZipCPU – A small, lightweight, RISC soft core in Verilog

github.com/ZipCPU

7 years ago

118 points

535.

T1: A RISC-V Vector processor implementation

github.com/chipsalliance

a year ago

117 points

536.

Show HN: Anos – a hand-written ~100KiB microkernel for x86-64 and RISC-V

github.com/roscopeco

3 months ago

115 points

537.

Jupiter: RISC-V Assembler and Runtime Simulator

github.com/andrescv

7 years ago

112 points

538.

NanoKVM: Affordable, Multifunctional, Nano RISC-V IP-KVM

github.com/sipeed

2 years ago

111 points

539.

Show HN: IDE for Learning RISC-V

github.com/TheThirdOne

7 years ago

105 points

540.

An FPGA-friendly 32-bit RISC-V CPU implementation

github.com/SpinalHDL

9 years ago

102 points