HK
Heykuki News
Top
New
Best
Ask
Show
Jobs
Toggle theme
Top
New
Best
Ask
Show
Jobs
Request
661.
▲
Rvc – RISC-V in C / HLSL
github.com/PiMaker
discuss
5 years ago
Cloudef
2 points
662.
▲
Open-source RISC-V soft-core NEORV32 adds on-chip debugger support
github.com/stnolting
discuss
5 years ago
_quarks_
2 points
663.
▲
RISC-V Instruction Set Simulator Built for Education
github.com/vmmc2
discuss
6 years ago
asicsp
2 points
664.
▲
PicoRV32 – A Size-Optimized RISC-V CPU
github.com/cliffordwolf
discuss
6 years ago
dragonsh
2 points
665.
▲
RVScript: Fast RISC-V-based scripting back end for game engines
github.com/fwsGonzo
discuss
6 years ago
ingve
2 points
666.
▲
RSD: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor
github.com/rsd-devel
discuss
7 years ago
matt_d
2 points
667.
▲
LowRISC Ibex – Open Hardware 32-Bit RISC-V CPU with a 2-Stage Pipeline
github.com/lowRISC
discuss
7 years ago
peter_d_sherman
2 points
668.
▲
RISC-V CPU with simple 5-stage in-order pipeline for FPGA
github.com/bluespec
discuss
8 years ago
EvgeniyZh
2 points
669.
▲
PicoRV32 – A Size-Optimized RISC-V CPU
github.com/cliffordwolf
discuss
11 years ago
jsnell
2 points
670.
▲
The NEORV32 RISC-V soft-core microcontroller
github.com/stnolting
1 comment
5 years ago
_quarks_
1 points
671.
▲
Imagine CUDA on RISC-V
github.com/NVIDIA
discuss
a year ago
shifaz
1 points
672.
▲
Show HN: rqlite, distributed DB built on SQLite, now runs on MIPS, RISC, PowerPC
github.com/rqlite
discuss
3 years ago
otoolep
1 points
673.
▲
Run FreeBSD/Aarch64 and FreeBSD/Riscv64 Images Under FreeBSD/Amd64
gist.github.com
discuss
4 years ago
todsacerdoti
1 points
674.
▲
Can you hack this RISC-V?
discuss
6 years ago
delduca
1 points
675.
▲
Fast RISC-V-based scripting backend for game engines
github.com/fwsGonzo
discuss
6 years ago
fwsgonzo
1 points
676.
▲
Ripes: A graphical processor simulator and assembly editor for the RISC-V ISA
github.com/mortbopet
discuss
6 years ago
lelf
1 points
677.
▲
Wujian100_open RISC-V SoC
github.com/T-head-Semi
discuss
7 years ago
fspeech
1 points
678.
▲
Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
github.com/westerndigitalcorporation
discuss
7 years ago
ngaut
1 points
679.
▲
Ucore os was ported on risc-v 32/64 CPU
github.com/chyyuu
discuss
8 years ago
chyyuu
1 points
680.
▲
Ask HN: What weird technical scene are you fond/part of?
303 comments
4 years ago
ForgotIdAgain
295 points
681.
▲
Show HN: We built an 8-bit CPU as 2nd year EE students
github.com/c0rRupT9
46 comments
9 days ago
CorRupT9
108 points
682.
▲
Launch HN: Tensil (YC S19) – Open-Source ML Accelerators
87 comments
4 years ago
tdba
96 points
683.
▲
Show HN: StringZilla v3 with C++, Rust, and Swift bindings, and AVX-512 and NEON
github.com/ashvardanian
10 comments
2 years ago
ashvardanian
15 points
684.
▲
Show HN: Vpod – Tiny Linux sandbox running in WASM
github.com/capsulerun
5 comments
7 days ago
mavdol04
12 points
685.
▲
Show HN: Rucat – Cat for Prompt Engineers
github.com/brianredbeard
1 comment
10 months ago
thebeardisred
10 points
686.
▲
DietPi released a new version 8.18
discuss
3 years ago
StephanStS
10 points
687.
▲
Show HN: Stamp – A Cryptographic Identity System
5 comments
5 years ago
orthecreedence
9 points
688.
▲
DietPi released a new version 8.23
discuss
3 years ago
StephanStS
9 points
689.
▲
Show HN: I made a set of tools to write kernel prototypes.
github.com/glguida
2 comments
2 years ago
tlbflush
8 points
690.
▲
Show HN: CambiOS – a new Rust-based, sovereign identity, zero-trust OS
github.com/coherentforge
discuss
13 days ago
jasonricca
8 points
More