HK
Heykuki News
Top
New
Best
Ask
Show
Jobs
Toggle theme
Top
New
Best
Ask
Show
Jobs
Request
91.
▲
Show HN: rust-based kernel with asynchronous context switching
github.com/xiaoyang-sde
1 comment
3 years ago
xasiimov
1 points
92.
▲
Python RiscV Core
github.com/cjdrake
discuss
a year ago
vortexfever
2 points
93.
▲
Educational OS Labs for RISC-V CPU
github.com/chyyuu
discuss
8 years ago
chyyuu
2 points
94.
▲
An ex-ARM engineer critiques RISC-V
gist.github.com
249 comments
6 years ago
ducktective
350 points
95.
▲
Verilog sources for Western Digital's open source RISC-V core
github.com/westerndigitalcorporation
78 comments
7 years ago
obl
320 points
96.
▲
Computerraria: A fully compliant RISC-V computer inside Terraria
github.com/misprit7
41 comments
3 years ago
inickt
289 points
97.
▲
Open source RISC-V implemented from scratch in one night
github.com/darklife
109 comments
8 years ago
guigg
272 points
98.
▲
XiangShan – Open-source high performance RISC-V processor
github.com/OpenXiangShan
98 comments
a year ago
gjvc
270 points
99.
▲
Open-source high-performance RISC-V processor
github.com/OpenXiangShan
109 comments
3 years ago
burakemir
262 points
100.
▲
Lion: A formally verified, 5-stage pipeline RISC-V core
github.com/standardsemiconductor
81 comments
5 years ago
varbhat
241 points
101.
▲
Writing an OS in Rust to run on RISC-V
gist.github.com
72 comments
3 years ago
favourable
229 points
102.
▲
Ariane RISC-V CPU – An open source CPU capable of booting Linux
github.com/openhwgroup
34 comments
6 years ago
grlass
210 points
103.
▲
Open source RISC-V GPGPU
github.com/vortexgpgpu
58 comments
5 years ago
1ntEgr8
207 points
104.
▲
A tiny C header-only RISC-V emulator
github.com/cnlohr
22 comments
4 years ago
todsacerdoti
205 points
105.
▲
Octox: Unix-like OS in Rust inspired by xv6-riscv
github.com/o8vm
119 comments
3 years ago
o8vm
190 points
106.
▲
Show HN: RISC-V core written in 600 lines of C89
github.com/mnurzia
83 comments
3 years ago
mnurzia
190 points
107.
▲
Linux running inside a PDF file via a RISC-V emulator
github.com/ading2210
38 comments
a year ago
shantara
183 points
108.
▲
Ariane RISC-V CPU
github.com/pulp-platform
43 comments
8 years ago
nickik
171 points
109.
▲
Show HN: Minimax – A Compressed-First, Microcoded RISC-V CPU
github.com/gsmecher
38 comments
4 years ago
gsmecher
171 points
110.
▲
Fast RISC-V-based scripting back end for game engines
github.com/fwsGonzo
84 comments
2 years ago
fwsgonzo
159 points
111.
▲
A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU)
github.com/ben-j-c
22 comments
3 months ago
signa11
154 points
112.
▲
Western Digital SweRV RISC-V Core
github.com/chipsalliance
59 comments
6 years ago
ch_sm
153 points
113.
▲
Ripes: Visual computer architecture simulator, assembly code editor for RISC-V
github.com/mortbopet
14 comments
3 years ago
ingve
151 points
114.
▲
LuaJIT PR: Add Support for RISC-V 64
github.com/LuaJIT
53 comments
2 years ago
ignota
146 points
115.
▲
Shellfirm: Intercept risky patterns at the command line
github.com/kaplanelad
74 comments
4 years ago
eladkaplan
145 points
116.
▲
RVVM – The RISC-V Virtual Machine
github.com/LekKit
65 comments
3 years ago
api
140 points
117.
▲
RVVM – RISC-V Virtual Machine
github.com/lekkit
16 comments
5 years ago
rvenjoyer
129 points
118.
▲
Show HN: CLI that spots fake GitHub stars, risky dependencies and licence traps
github.com/m-ahmed-elbeskeri
72 comments
a year ago
artski
122 points
119.
▲
A FPGA friendly 32 bit RISC-V CPU implementation
github.com/SpinalHDL
54 comments
a year ago
_benj
121 points
120.
▲
IceStick Tutorial: experience FPGA design and RISC-V using $40 FPGA device
github.com/BrunoLevy
46 comments
6 years ago
homarp
119 points
More