Search: github.com/riscv | Heykuki News

HK

Heykuki News

Top New Best Ask Show Jobs

Top New Best Ask Show Jobs

211.

BiRISC-V – 32-bit dual issue RISC-V CPU

github.com/ultraembedded

5 years ago

3 points

212.

Ripes: RISC-V instruction set architecture simulator and assembly code editor

github.com/mortbopet

6 years ago

3 points

213.

WASC: an efficient WebAssembly to RISC-V AOT compiler

github.com/mohanson

6 years ago

3 points

214.

Ripes: A graphical processor simulator and assembly editor for the RISC-V ISA

github.com/mortbopet

6 years ago

3 points

215.

PicoRV32 – A Size-Optimized RISC-V CPU

github.com/cliffordwolf

6 years ago

3 points

216.

Show HN: C++ RISC-V userspace emulator

github.com/fwsGonzo

7 years ago

3 points

217.

Ripes: A graphical 5-stage RISC-V pipeline simulator and assembly editor

github.com/mortbopet

7 years ago

3 points

218.

Simulating a RISC-V CPU in Terraria

github.com/yfdyzjt

8 hours ago

2 points

219.

Chatassembler is a RISC-V assembler that's over 10 times faster than GCC

github.com/Slackadays

a year ago

2 points

220.

Show HN: An educational RISC-V IDE, RARS, releases v1.3

github.com/TheThirdOne

7 years ago

2 points

221.

Heimdall – config-driven RTL fuzzing harness for RISC-V on FPGA

github.com/Midstall

10 days ago

rosscomputerguy

2 points

222.

Felix – Run x86 and x86-64 games on RISC-V Linux

github.com/OFFTKP

a year ago

2 points

223.

Go_emu: Go lang RISC-V 5 stage pipeline emulator

github.com/nobotro

2 years ago

2 points

224.

A simple superscalar out of order RISC-V (micro)processor

github.com/mathis-s

2 years ago

2 points

225.

No-MMU Linux Capable RISC-V SoC

github.com/regymm

4 years ago

2 points

226.

The CORE-V CVA6 is a RISC-V CPU capable of booting Linux

github.com/openhwgroup

4 years ago

2 points

227.

Show HN: Porting RISCOF to a new RISC-V target

github.com/stnolting

4 years ago

youre_the_voice

2 points

228.

Rvscript: Fast RISC-V-based scripting back end for game engines

github.com/fwsGonzo

4 years ago

2 points

229.

Adding newlib system calls to a bare-metal RISC-V platform

github.com/stnolting

4 years ago

2 points

230.

Ripes: Visual computer RISC-V architecture simulator and assembly code editor

github.com/mortbopet

4 years ago

2 points

231.

Show HN: Superscalar RISC-V CPU written in Clash

github.com/losfair

5 years ago

2 points

232.

Show HN: Xv6 OS port to Nezha D1 RISC-V board

github.com/michaelengel

5 years ago

2 points

233.

Show HN: DerzForth – Bare-metal Forth implementation for RISC-V

github.com/theandrew168

5 years ago

2 points

234.

Rvc – RISC-V in C / HLSL

github.com/PiMaker

5 years ago

2 points

235.

Open-source RISC-V soft-core NEORV32 adds on-chip debugger support

github.com/stnolting

5 years ago

2 points

236.

RISC-V Instruction Set Simulator Built for Education

github.com/vmmc2

6 years ago

2 points

237.

PicoRV32 – A Size-Optimized RISC-V CPU

github.com/cliffordwolf

6 years ago

2 points

238.

RVScript: Fast RISC-V-based scripting back end for game engines

github.com/fwsGonzo

6 years ago

2 points

239.

RSD: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor

github.com/rsd-devel

7 years ago

2 points

240.

LowRISC Ibex – Open Hardware 32-Bit RISC-V CPU with a 2-Stage Pipeline

github.com/lowRISC

7 years ago

peter_d_sherman

2 points